

Application S/N 10/626,242
Amendment dated: June 10, 2005
Response to Office Action dated: March 10, 2005

RECEIVED
CENTRAL FAX CENTER
JUL 09 2008

CE11159J1280

5. (canceled) The method of claim 1, wherein the step of applying the adhesive / bonding layer comprises applying a dielectric layer on at least exposed portions of the first substrate core and the second substrate core and on at least portions of the bottom conductive layer of the first substrate core and the bottom conductive layer of the second substrate core.

6. (canceled) The method of claim 1, wherein the step of forming the microvia comprises the step of at least one among plasma etching, chemical etching, YAG laser drilling, CO₂ laser drilling, and photo imaging.

7. (canceled) The method of claim 1, wherein the step of patterning comprises at least one among the steps of plating, applying photolithography, and etching

8. (canceled) The method of claim 1, wherein the method further comprises the step of laminating the first substrate core with the second substrate core by curing the adhesive / bonding layer in a vacuum lamination press.

9. (canceled) The method of claim 1, wherein the method further comprises the steps of applying an external dielectric layer to at least one among the top conductive layer of the first substrate core and the top conductive layer of the second substrate core.

10. (canceled) The method of claim 9; wherein the method further comprises the step of applying an external conductive layer to the external dielectric layer.

Application S/N 10/626,242
Amendment dated: June 10, 2005
Response to Office Action dated: March 10, 2006

CE11158J1260

11. (canceled) The method of claim 10, wherein the method further comprises the step of creating a microvia through at least one among the external dielectric layer and the external conductive layer to expose at least one among the top conductive layer of the first substrate core and the top conductive layer of the second substrate core.

12. (canceled) The method of claim 11, wherein the method further comprises applying a conductive layer to the microvia to interconnect the external conductive layer to at least one among the top conductive layer of the first substrate core and the second substrate core.

13. (canceled) The method of claim 12, wherein the method further comprises forming a hole through the external conductive layer, the external dielectric layer, as well as the first substrate core, the adhesive / bonding layer and the second substrate core and applying a conductive layer to the hole to interconnect at least two among the external conductive layer, the top conductive layer of the first substrate core, the top conductive layer of the second substrate core, the bottom conductive layer of the first substrate core, and the bottom conductive layer of the second substrate core.

14. (canceled) The method of claim 13, wherein the step of patterning comprises at least one among the steps of plating, applying photolithography, and etching.

Application S/N 10/626,242
Amendment dated: June 10, 2005
Response to Office Action dated: March 10, 2005

CE11159J1260

15. (currently amended) A multilayer circuit board having inverted microvias, comprising: ~~the steps of~~

at least a first substrate core and a second substrate core each of said first substrate core and said second substrate core having a top conductive layer on at least a top side;

a microvia on a bottom side of at least one among the first substrate core and the second substrate core, wherein the microvia would reach to the top conductive layer on at least the top side of at least one among the first substrate core and the second substrate core;

a conductive layer applied to the microvia interconnecting a bottom conductive layer to the top conductive layer of at least one among the first substrate core and the second substrate core;

an adhesive / bonding layer between at least the first substrate core and the second substrate core;

a hole through the first substrate core, the adhesive / bonding layer and the second substrate core;

a conductive layer applied to the hole to interconnect at least two among the top conductive layer of the first substrate core, the top conductive layer of the second substrate core, the bottom conductive layer of the first substrate core, and the bottom conductive layer of the second substrate core; and

an external dielectric layer on at least one among the top side of the first substrate core and the top side of the second substrate core and an external conductive layer on the external dielectric layer, the external dielectric layer having a microvia with a conductive layer, wherein the conductive layer of the microvia of the external dielectric

Application S/N 10/626,242
Amendment dated: June 10, 2005
Response to Office Action dated: March 10, 2005

CE11159J1260

layer contacts the conductive layer of the microvia of the first substrate core or the second substrate core and wherein the microvias are vertically aligned with one another.

16. (original) The multilayer circuit board of claim 15, wherein at least one among the top conductive layer of the first substrate core, the top conductive layer of the second substrate core, the bottom conductive layer of the first substrate core, and the bottom conductive layer of the second substrate core comprises a predefined pattern.

17. (canceled)

18. (currently amended) The multilayer circuit board of claim 17 15, wherein the hole further goes through the external dielectric layer and the external conductive layer.

19. (original) The multilayer circuit board of claim 18, wherein the conductive layer applied to the hole interconnects at least two among the top conductive layer of the first substrate core, the top conductive layer of the second substrate core, the bottom conductive layer of the first substrate core, the bottom conductive layer of the second substrate core, and the external conductive layer.

Application S/N 10/626,242
Amendment dated: June 10, 2005
Response to Office Action dated: March 10, 2005

CE11159J1260

20. (currently amended) A multilayer circuit board, comprising:

a plurality of substrate cores;

an adhesive / bonding layer between at least two among the plurality of substrate cores;

a microvia in each of at least two of the plurality of substrate cores, wherein the microvia includes a conductive interconnection between a top conductive surface and a bottom conductive surface of each of the at least two of the plurality of substrate cores, wherein at least a first microvia in a first substrate core is arranged to be inverted relative to a second microvia in a second substrate core, wherein the conductive interconnection of the first microvia contacts the conductive interconnection of the second microvia and wherein the first and second microvias are vertically aligned with one another; and

a plated through-hole through the plurality of substrate cores and the adhesive / bonding layer, wherein the plated through-hole connects at least two among the top conductive surfaces and the bottom conductive surfaces of the plurality of substrate cores.

21. (canceled) The multilayer circuit board of claim 20, wherein the multilayer circuit board further comprises a plated through-hole through the plurality of substrate cores and the adhesive / bonding layer, wherein the plated through-hole connects at least two among the top conductive surfaces and the bottom conductive surfaces of the plurality of substrate cores.

Application S/N 10/620,242
Amendment dated: June 10, 2005
Response to Office Action dated: March 10, 2006

CE11160J1260

22. (original) The multilayer circuit board of claim 20, wherein the multilayer circuit board further comprises an external dielectric layer on at least one among a top side of a first substrate core and a top side of a last substrate core and an external conductive layer on the external dielectric layer.

23. (original) The multilayer circuit board of claim 22, wherein the multilayer circuit board further comprises a plated through-hole through the plurality of substrate cores, the external dielectric layer, and the adhesive / bonding layer, wherein the plated through-hole connects at least two among the external conductive layer, the top conductive surfaces of the plurality of substrate cores, and the bottom conductive surfaces of the plurality of substrate cores.

24. (canceled)